



V 1.11

2025 3





Loongson Technology Corporation Limited

2

Building No.2, Loongson Industrial Paae





1.11

2020/04/27



0.80
0.90
0.91
1.00

- 1) 3.2.3
 convertToIntegerExact roundToIntegralExact
- 2) 4.2.1 7.2.3 CSR CSR
- 3) 5.1 LA32 36
- 4) CSR

1.01

- 1) 2.2.1.3 2.2.4 2.2.5.3 2.2.7.2 3.2.5

- 1) FSCALEB.S/D FLOGB.S/D FRINT.S/D 6 LA64

- 2) 2.2.7.2 LL/SC

- 3) 2.1.4 2.1.5 5.2.1

1.02

- 4) 5.4.2 [log₂PS-1:12] [PS-1:12]

- 5) 5.4.4 SignalException(PPI)

- 6) 7.5.3 CSR TLBELO0 TLBELO1 LA32 PPN PALEN<36

- 7) 7.5.4 ASID INVTLB TLB ASID

BBE1



	<p>2) 2.2.3.3 sa2 sa3 0</p> <p>3) 2.2.10.5 CPUCFG 1 25</p> <p>4) 3.1.4.4 2Emin Emin</p> <p>5) 3.2.2.1 CUNE IEEE 754-2008 compareQuietNotEqual compareSignalingNotEqual</p> <p>6) 3.2.4.6 MOVCF2FR 3.2.4.7 MOVCF2GR 0 0</p> <p>7) 4.2.4.3 4.2.4.4 TLB CSR.TLBIDX.NE 1 TLB TLB</p> <p>8) 4.2.5.1 Huge Page</p> <p>9) 4.2.5.2 seq req Huge Page</p> <p>10) 5.2 4 PALEN VALEN</p> <p>11) 5.2.1</p> <p>12) 5.4.3.4 INVTLB r0, r0 INVTLB Q, r0, r0</p> <p>13) 5.4.4 found_ppn</p> <p>14) 5.4.5 PA log2PageSize 24 16MB</p> <p>15) 6.2.1 CFG.VS=0 $2^{(CSR.ECFG.VS+2)} \times (ecode+64)$ $2^{(CSR.ECFG.VS+2)} \times ecode$</p> <p>16) 6.2.2 (ADE) (ALE)</p> <p>17) 7.4.1 7-2 DATF DATM</p> <p>18) 7.4.5 7-6 VS</p> <p>19) 7.5.8 7.5.9 7-29 7-30 LDDIR LDPTE</p> <p>20) 7.5.8 7-29 PTEWIDTH 2 3 256 512</p>
1.10	<p>1) TiesToEven</p> <p>2) FTINT.WD FTINT.L.S FTINTRM.WD FTINTRM.L.S FTINTRP.WD FTINTRP.L.S FTINTNE.WD FTINTNE.L.S FR[fd]</p> <p>3) CPUCFG 0x LoongArchV1.1</p>
1.11	



-
- 1) 221.3 2
 - 2) 2



\$
\$\$





*!\$





\$\$ \$
%\$ C6 *
&\$ (+
(- \$ G?5 , %
(-% , +





1



SIMD

128


256





1-1

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0






SLT SLTU

CSR TLB Cache

32

64



"U
060

/
R@0
013RG 2E 0]

LoongArch V.1

0]

5 0M I1#4
70.0

M03-

8

E

5



c-9 0R

LoongArch V.1



2.1.2.1

	GR	32	r0-r31	0	r0	0	GR	GRLEN	LA32
	GR	32	LA64	GR	64		32	GR	
BL			1	r1					Application
Binary Interface	ABI		r1						


2.1.2.2 PC

PC	1		PC						PC
	GR								

2.1.3

r

3/4 a





0

1

2

aq





2.1.9

Weakly Consistency WC

- 1.
- 2.
- 3.

DBAR IBAR DBAR AM LL-SC

2.1.9.1 load

load

dbar 0x700

load

CPUCFG.3.LD_SEQ_SA[bit23]

1

2.2

LA64

LA32

2-1

LA32

GR

32

32

rd

2-1 LA 32

	477IJ Ž FH5IJ Ž 4774J Ž 4?F?IJ Ž ?H\$%IJ Ž F?GŽ F?GHŽ F?GŽ F?GHŽ C6477Ž C6477H\$%Ž C64?4H\$%Ž 4A7Ž BEŽ ABEŽ KBEŽ 4A7AŽ BEAŽ 4A7Ž BE Ž KBE Ž @H?IJ Ž @H?; IJ Ž @H?; IJ HŽ 74 IJ Ž @B7IJ Ž 74 IJ HŽ @B7IJ H
	F??IJ Ž FE?IJ Ž FE4IJ Ž EBGEIJ Ž F??4J Ž FE?4J Ž FE44J Ž EBGE4J
	8KGIJ !5Ž 8KGIJ !; Ž 6?BIJ Ž 6?MIJ Ž 6GBIJ Ž 6GMIJ Ž 5L8C<6>IJ Ž E8I 5!% Ž 5<GE8I !' 5Ž 5<GE8I !J Ž 5FGE <AFIJ Ž 5FGEC<6>IJ Ž @4F>8DM Ž @4F>A8M
	58DŽ 5A8Ž 5?GŽ 5: 8Ž 5?GHŽ 5: 8HŽ 58DM Ž 5A8M Ž 5Ž 5?Ž -E?
	?7!5Ž ?7!; Ž ?7IJ Ž ?7!5HŽ ?7!; HŽ FGI5Ž FGI; Ž FGIJ Ž CE8?7

50K

	??IJ Ž F6J
	754EŽ -54E
	FLF64??Ž 5E84>Ž E7G@8?IJ Ž E7G@8; IJ Ž 69.

GR

LA32


32

LA64

64

2.2.1

2.2.1.1 ADD.{W



tmp = (GR[rj] [31: 0] <<(sa2+1)) + GR[rk] [31: 0]
GR[r d]



rd 1 0

SLT:

$$GR[rd] = (\text{signed}(GR[rj]) < \text{signed}(GR[rk])) ? 1 : 0$$

SLTU rj rk
 rd 1 0

SLTU:

$$GR[rd] = (\text{unsigned}(GR[rj]) < \text{unsigned}(GR[rk])) ? 1 : 0$$

SLT SLTU

2.2.1.6 SLT[U]

slti rd, rj, si12
sltui rd, rj, si12

SLTI rj 12 si12
 rd 1 0

SLTI:

$$tmp = \text{SignExtend}(si12, GRLEN)$$
$$GR[rd] = (\text{signed}(GR[rj]) < \text{signed}(tmp)) ? 1 : 0$$

SLTUI rj 12 si12
 rd 1 0

SLTUI:

$$tmp = \text{SignExtend}(si12, GRLEN)$$
$$GR[rd] = (\text{unsigned}(GR[rj]) < \text{unsigned}(tmp)) ? 1 : 0$$

SLTI SLTUI

SLTUI

2.2.1.7 PCADDI, PCADDU12I, PCADDU18I, PCALAU12I

pcaddi rd, si20
pcaddu12i rd, si20
pcaddu18i rd, si20
pcalau12i rd, si20

PCADDI 20 si20 2 0 PC
 rd



NOR rj rk rd

NOR:

$$GR[rd] = \sim(GR[rj] | GR[rk])$$

XOR rj rk rd

XOR:

$$GR[rd] = GR[rj] \wedge GR[rk]$$

ANDN rk rj
rd

ANDN:

$$GR[rd] = GR[rj] \& (\sim GR[rk])$$

ORN rk rj
rd

ORN:

$$GR[rd] = GR[rj] | (\sim GR[rk])$$

2.2.1.9 ANDI, ORI, XORI

andi rd, rj, ui12

ori rd, rj, ui12

xori rd, rj, ui12

ANDI rj 12
rd

ANDI :

$$GR[rd] = GR[rj] \& \text{ZeroExtend}(ui12, GRLEN)$$

ORI rj 12
rd

ORI :

$$GR[rd] = GR[rj] | \text{ZeroExtend}(ui12, GRLEN)$$

XORI rj 12
 rd

XORI :
 $GR[rd] = GR[rj] \wedge \text{ZeroExtend}(ui\ 12, \text{GRLEN})$

2.2.1.10 NOP

NOP andi r0, r0, 0" 4 PC 4

2.2.1.11 MUL.{W/D}, MULH.{W[U]/D[U]}

mul.w rd, rj, rk
 mulh.w rd, rj, rk
 mulh.wu rd, rj, rk
 mul.d rd, rj, rk
 mulh.d rd, rj, rk
 mulh.du rd, rj, rk

MUL.W rj [31:0] rk [31:0] [31:0]
 rd

MUL.W
 $\text{product} = \text{signed}(GR[rj][31:0]) * \text{signed}(GR[rk][31:0])$
 $GR[rd] = \text{SignExtend}(\text{product}[31:0], \text{GRLEN})$

MULH.W rj [31:0] rk [31:0]
 [63:32] rd

MULH.W
 $\text{product} = \text{signed}(GR[rj][31:0]) * \text{signed}(GR[rk][31:0])$
 $GR[rd] = \text{SignExtend}(\text{product}[63:32], \text{GRLEN})$

MULH.WU rj [31:0] rk [31:0]
 [63:32] rd

MULH.WU:
 $\text{product} = \text{unsigned}(GR[rj][31:0]) * \text{unsigned}(GR[rk][31:0])$
 $GR[rd] = \text{SignExtend}(\text{product}[63:32], \text{GRLEN})$



fan

2.2.1.13 DIV.{W[U]/D[U]}, MOD.{W[U]/D[U]}

- div.w rd, rj, rk
- mod.w rd, rj, rk
- div.wu rd, rj, rk
- mod.wu rd, rj, rk
- div.d rd, rj, rk
- mod.d rd, rj, rk
- div.du rd, rj, rk
- mod.du rd, rj, rk

DIV.W DIV.WU rj [31:0] rk [31:0]

rd

DIV.W

quotient = signed(GR[rj] [31: 0]) / signed(GR[rk] [31: 0])

GR[rd] = SignExtend(quotient [31: 0] , GRLEN)

DIV.WU

quotient = unsigned(GR[rj] [31: 0]) / unsigned(GR[rk] [31: 0])

GR[rd] = SignExtend(quotient [31: 0] , GRLEN) \ll q

q

MOD.W MOD.WU rj [31:0] C[1:0] [1:0] rk [31:0]

dn rd : \

MOD.W

r] \

Λ M :

D M

ta





ROTR.W rj [31:0] rd

ROTR.W

tmp = ROTR(GR[rj] [31: 0], GR[rk] [4: 0])

GR[rd] = SignEmg





2.2.2.3 SLL.D, SRL.D, SRA.D, ROTR.D

sll.d rd, rj, rk
 srl.d rd, rj, rk
 sra.d rd, rj, rk
 rotr.d rd, rj, rk

SLL.D rj [63:0] rd
 SLL.D:
 $GR[rd] = SLL(GR[rj][63:0], GR[rk][5:0])$

SRL.D rj [63:0] rd
 SRL.D:
 $GR[rd] = SRL(GR[rj][63:0], GR[rk][5:0])$

SRA.D rj [63:0] rd
 SRA.D:
 $GR[rd] = SRA(GR[rj][63:0], GR[rk][5:0])$

ROTR.D rj [63:0] rd
 ROTR.D:
 $GR[rd] = ROTR(GR[rj][63:0], GR[rk][5:0])$

rk [5:0]

2.2.2.4 SLLI.D, SRLI.D, SRAI.D, ROTRI.D

slli.d rd, rj, ui6
 srli.d rd, rj, ui6
 srai.d rd, rj, ui6
 rotri.d rd, rj, ui6

SLLI.D rj [63:0] rd
 SLLI.D:
 $GR[rd] = SLLI(GR[rj][63:0], ui6)$

SRLI.D rj [63:0] rd
 SRLI.D:
 $GR[rd] = SRLI(GR[rj][63:0], ui6)$



CLZ.W	rj	[31:0]	31	0	0"
	rd				
CLZ.W					
					$GR[rd] = CLZ(GR[rj][31:0])$
CTO.W	rj	[31:0]	0	31	1"
	rd				
CTO.W					
					$GR[rd] = CTO(GR[rj][31:0])$
CTZ.W	rj	[31:0]	0	31	0"
	rd				
CTZ.W					
					$GR[rd] = CTZ(GR[rj][31:0])$
CLO.D	rj	[63:0]	63	0	1"
	rd				
CLO.D					
					$GR[rd] = CLO(GR[rj][63:0])$
CLZ.D	rj	[63:0]	63	0	0"
	rd				
CLZ.D					
					$GR[rd] = CLZ(GR[rj][63:0])$
CTO.D	rj	[63:0]	0	63	1"
	rd				
CTO.D					
					$GR[rd] = CTO(GR[rj][63:0])$
CTZ.D	63rj	Z		0	0



2.2.3.3 BYTEPICK.{W/D}

bytepick.w rd, rj, rk, sa2

bytepick.d rd, rj, rk, sa3

BYTEPICK.W

rk [31:0]

rj [31:0]

64 8

sa2

4

32

rd

BYTEPICK.W

tmp = { GR[rk][31:0], GR[rj][31:0] }

GR[rd] = SignExtend(tmp[8*(8-sa2)-1])



REVB.2W rj [31:0] 4 rd [31:0]
 rj [63:32] rd [63:32]

REVB. 2W
 tmp0 = { GR[rj][23:16], GR[rj][31:24] }
 tmp1 = { GR[rj][39:32], GR[rj][47:40], GR[rj][55:48], GR[rj][63:56] }
 GR[rd] = { tmp1, tmp0 }

REVB.D rj [63:0] 8 rd
 REVB. D:
 GR[rd] = { GR[rj][7:0], GR[rj][15:8], GR[rj][23:16], GR[rj][31:24], GR[rj][39:32], GR[rj][47:40], GR[rj][55:48], GR[rj][63:56] }

2.2.3.5 REVH.{2W/D}

revh.2w rd, rj
 revh.d rd, rj

REVH.2W rj [31:0] 2 rd [31:0]
 rj [63:32] 2 rd [63:32]

REVH 2W
 tmp0 = { GR[rj][15:0], GR[rj][31:16] }
 tmp1 = { GR[rj][47:32], GR[rj][63:48] }
 GR[rd] = { tmp1, tmp0 }

REVH.D rj [63:0] 4 rd
 REVH.D: p
 GR[rd] = { GR[rj][15:0], GR[rj][31:16], GR[rj][47:32], GR[rj][63:48] }

2.2.3.6 BITREV.{4B/8B}

bitrev.4b rd, rj bitrev.8b rd, rj
 BITREV.4B rj [7:0] 8 [7:0] rj
 [15:8] 8 [15:8] rj [23:16] 8
 [23:16] rj [31:24] 8 [31:24]
 32 rd

BITREV. 4B:
 bstr32[31:24] = BITREV(GR[rj][31:24])
 bstr32[23:16] = BITREV(GR[rj][23:16])
 bstr32[15:8] = BITREV(GR[rj][15:8])
 bstr32[7:

BI_TREV. :

BITREV.8B	rj [7:0]	8	rd [7:0]
j [15:8]	8	rd [15:8]	rj [23:16]
	rd [23:16]	rj [31:24]	8
rd [31:24]	rd [39:32]	8	r rd [39:32]
rj [47:40]	8	rd [47:40]	rj [55:48]
8	rd [55:48]	rj [63:56]	8
	rd [63:56]		

BI_TREV. 8B:

GR[rd][63:56] = BI_TREV(GR[rj][63:56])
 GR[rd][55:48] = BI_TREV(GR[rj][55:48])
 GR[rd][47:40] = BI_TREV(GR[rj][47:40])
 GR[rd][39:32] = BI_TREV(GR[rj][39:32])
 GR[rd][31:24] = BI_TREV(GR[rj][31:24])
 GR[rd][23:16] = BI_TREV(GR[rj][23:16])
 GR[rd][15:8] = BI_TREV(GR[rj][15:8])
 GR[rd][7:0] = BI_TREV(GR[rj][7:0])

2.2.3.7 BITREV.{W/D}

	bitrev.w	rd, rj	bitrev.d	rd, rj
BITREV.W	rj [31:0]	32	[31:0]	32

BSTRINS.D rd [msbd:lsbd] rj [msbd:lsbd:0] rd

BSTRINS.D:

$maskv = \{(msbd - lsbd + 1) \{1'b1\}\} \ll lsbd$

$GR[rd] = GR[rd][63:0] \&\sim maskv[63:0] \mid (GR[rj][msbd - lsbd:0] \ll lsbd) \&maskv[63:0]$

2.2.3.9 BSTRPICK.{W/D}

bstrpick.w rd, rj, msbw, lsbw bstrpick.d rd, rj, msbd, lsbd

BSTRPICK.W rj [msbw:lsbw] 32 32
rd

BSTRPICK.W:

$bstr32[31:0] = ZeroExtend(GR[rj][msbw - lsbw], 32)$

$GR[rd] = SignExtend(bstr32[31:0], GR[N])$

BSTRPICK.D rj [msbd:lsbd] 64 rd

BSTRPICK.D:

$GR[rd] = ZeroExtend(GR[rj][msbd - lsbd], 64)$

2.2.3.10 MASKEQZ, MASKNEZ

maskeqz rd, rj, rk

masknez rd, rj, rk

MASKEQZ MASKNEZ

MASKEQZ rk 0 rd 0 rj

MASKEQZ:

$GR[rd] = (GR[rk] == 0) ? 0 : GR[rj]$

MASKNEZ rk 0 rd 0 rj

MASKNEZ:

$GR[rd] = (GR[rk] != 0) ? 0 : GR[rj]$

2.2.4

2.2.4.1 BEQ, BNE, BLT[U], BGE[U]

beq rj, rd, offs16

bne rj, rd, offs16

blt rj, rd, offs16

bge rj, rd, offs16

bltu rj, rd, offs16

bgeu rj, rd, offs16

BEQ rj rd

BEQ:

if $GR[rj] == GR[rd]$:

PC = PC + SignExtend({offs16, 2'b0}, GRLEN)

BNE rj rd

BNE:

if $GR[rj] != GR[rd]$:

PC = PC + SignExtend({offs16, 2'b0}, GRLEN)

BLT rj rd

BLT:

if $\text{signed}(GR[rj]) < \text{signed}(GR[rd])$:

PC = PC + SignExtend({offs16, 2'b0}, GRLEN)

BGE rj rd

BGE:

if $\text{signed}(GR[rj]) \geq \text{signed}(GR[rd])$:

PC = PC + SignExtend({offs16, 2'b0}, GRLEN)

BLTU rj rd

BLTU:

if $\text{unsigned}(GR[rj]) < \text{unsigned}(GR[rd])$:

PC = PC + SignExtend({offs16, 2'b0}, GRLEN)



B



offs26<<2

2.2.4.4 BL

bl offs26

BL		PC	4	1	r1
		26	offs26	2	
	PC				

BL:

GR[1] = PC + 4

PC = PC + SignExtend({offs26, 2'b0}, GRLEN)

LABI 1 r1 ra

offs26<<2

2.2.4.5 JIRL

jirl rd, rj, offs16

JIRL		PC	4		rd
		16	offs16	2	
	rj				

JIRL:

GR[rd] = PC + 4

PC = GR[rj] + SignExtend({offs16, 2'b0}, GRLEN)

rd 0 JIRL

rd 0 rj 1 offs16 0 JIRL

offs16<<2







LDX D:

```
vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
GR[rd] = MemoryLoad(paddr, DOUBLEWORD)
```

LDX.{BU/HU/WU} / / rd

LDX BU:

```
vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
byte = MemoryLoad(paddr, BYTE)
GR[rd] = ZeroExtend(byte, GRLEN)
```

LDX HU:

```
vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
halfword = MemoryLoad(paddr, HALFWORD)
GR[rd] = ZeroExtend(halfword, GRLEN)
```

LDX W:

```
vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
word = MemoryLoad(paddr, WORD)
GR[rd] = ZeroExtend(word, GRLEN)
```

STX.{B/H/W/D} rd [7:0]/[15:0]/[31:0]/[63:0]

STX B:

```
vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
MemoryStore(GR[rd][7:0], paddr, BYTE)
```

STX H:

```
vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
MemoryStore(GR[rd][15:0], paddr, HALFWORD)
```

STX fl . fl



STX

r = [r] + GR[r

essC li anceChe (v

dressT

MemoryStorage { n - 1 } naddr mPCB_4Spdy



ARMv8

```
... D:  
vaddr = [rj] ... extend({si 14, 2 ... LEN)  
AddressComplianceCheck(vaddr)  
paddr = AddressTranslation(vaddr)  
MemoryStore(GR[r d][63:0], paddr, DOUBLEWORD)
```

14 si14 2 ij

si14<<2

LDPTR,{W/D} S

LDPTR,{W/D} STPTR

2.2.5.4 PRELD

preld

PRELD

12

PRELD hint

hint=0

load

Cache hint=8

store

Cache

hint

PRELD

2.2.5.5 PRELDX

preldx hint, rj, rk



PRELDX hint Cache hint 0-31 32
 hint=0 load Cache hint=2 load Cache hint=8
 store Cache hint NOP
 PRELDX Cache cached NOP
 PRELDX MMU

2.2.6

2.2.6.1 LD{GT/LE}.{B/H/W/D}, ST{GT/LE}.{B/H/W/D}

ldgtb rd, rj, rk
 ldgth rd, rj, rk
 ldgtw rd, rj, rk
 ldgtd rd, rj, rk
 ldle.b rd, rj, rk
 ldle.h rd, rj, rk
 ldle.w rd, rj, rk
 ldle.d rd, rj, rk
 stgtb rd, rj, rk
 stgth rd, rj, rk
 stgtw rd, rj, rk
 stgtd rd, rj, rk
 stle.b rd, rj, rk
 stle.h rd, rj, rk
 stle.w rd, rj, rk
 stle.d rd, rj, rk

LDGT/LDLE.{B/H/W} / / rd

LDGT/LDLE.D rd

STGT/STLE.{B/H/W/D} rd [7:0][15:0][31:0][63:0]

rj

LDGT.{B/H/W/D} STGT.{B/H/W/D} rj rk

LDLE.{B/H/W/D} STLE.{B/H/W/D}

rj rk

LDGT. B:

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    byte = MemoryLoad(paddr, BYTE)
    GR[rd] = SignExtend(byte, GRLEN)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

LDGT. H

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    halfword = MemoryLoad(paddr, HALFWORD)
    GR[rd] = SignExtend(halfword, GRLEN)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

LDGT. W

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    word = MemoryLoad(paddr, WORD)
    GR[rd] = SignExtend(word, GRLEN)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

LDGT. D:

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    GR[rd] = MemoryLoad(paddr, DM i
```

LDLE. B:

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    byte = MemoryLoad(paddr, BYTE)
    GR[r d] = SignExtend(byte, GRLEN)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

LDLE. H

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    halfword = MemoryLoad(paddr, HALFWORD)
    GR[r d] = SignExtend(halfword, GRLEN)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

LDLE. W

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    word = MemoryLoad(paddr, WORD)
    GR[r d] = SignExtend(word, GRLEN)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

LDLE. D

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    GR[r d] = MemoryLoad(paddr, DOUBLEWORD)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STGT. B:

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    MemoryStore(GR[rd][7:0], paddr, BYTE)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STGT. H

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    MemoryStore(GR[rd][15:0], paddr, HALWORD)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STGT. W

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    MemoryStore(GR[rd][31:0], paddr, WORD)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STGT. D

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] > GR[rk] :
    MemoryStore(GR[rd][63:0], paddr, DOUBLEWORD)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STLE. B:

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    MemoryStore(GR[rd][7:0], paddr, BYTE)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STLE. H

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    MemoryStore(GR[rd][15:0], paddr, HALFWORD)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STLE. W

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    MemoryStore(GR[rd][31:0], paddr, WORD)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

STLE. D

```
vaddr = GR[rj]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
if GR[rj] <= GR[rk] :
    MemoryStore(GR[rd][63:0], paddr, DOUBLEWORD)
else :
    RaiseException(BCE) #Bound Check Error Exception
```

2.2.7 AM{SWAP/AND/OR/XOR/MAX/MIN}[_DB].{W/D}, A{MAX/MIN}[_DB].{W/D/UD}

	amswap.p.w	rd, rN, rj	amswap_db.w	
rd,	amswap.d	rd, rN, rj	amswap_db.d	rd, rk, rj
	amadd.w	rd, rk, rj	amadd_db.w	rd, rk, rj
	amadd.d	rd, rk, rj	amadd_db.d	rd, rk, rj
	amand.w	rd, rk, rj	amand_db.w	rd, rk, rJM
	amand_db.w	rd, rk, rj	amand_db.d	rd, rk, rj
	amor.w	rd, rk, rj	amor_db.w	rd, rk, rj
	amor.d	rd, rk, rj	amor_db.d	rd, rk, rj
	amxor.w	rd, rk, rj	amxor_db.w	rd, rk, rj
	amxor.d	rd, rk, rj	amxor_db.d	rd, rJM
	amax.w	rd, rk, rjj, q	amax_db.w	rd, rk, rj
	amax.d	rd, rk, rj	amax_db.d	rd, rk, rJM
	ammi	m~		



	rk	AMOR[_DB].{W/D}
	rk	AMXOR[_DB].{W/D}
	rk	AMMAX[_DB].{W/D}
	rk	AMMIN[_DB].{W/D}
	rk	
AMMAX[_DB].{WU/DU}		

INI



AMCAS[DB].{B/H/W/D}

2.2.1.3. AMCAS[DB].{B/H/W/D}

amcas.b	rd, rk, rj	amcas_db.b	rd, rk, rj
amcas.h	rd, rk, rj	amcas_db.h	rd, rk, rj
amcas.w	rd, rk, rj	amcas_db.w	rd, rk, rj
amcas.d	rd, rk, rj	amcas_db.d	rd, rk, rj

AMCAS[DB].{B/H/W/D}

/ / / Compare-and-Swap

/ /

rd [7:0]/[15:0]/[31:0]/[63:0]

f

rk [7:0]/[15:0]/[31:0]/[63:0]



LLbit

rd

LL-SC

LLbit





CRC. W.D. W

chksum = CRC32(GR[rk][31:0], GR[rj][63:0], 64, 0xEDB88320)



2.2.10.2 BREAK

break code

BREAK

code

2.2.10.3 ASRT{LE/GT}.D

asrtle.d rj, rk

asrtgtd rj, rk

rj rk

ASRTLE.D

rj

rk

ASRTGT.D

rj

rk

2.2.10.4 RDTIME{L/H}.W, RDTIME.D

rdtime.l.w rd, rj

rdtime.d rd, rj

rdtime.h.w rd, rj

64

Stable Counter Stable

Counter

0

1

1

0

Counter ID

RDTIME{L/H}.W RDTIME.D

Stable Counter

rd Counter ID

rj

Stable Counter

RDTIMEL.W Counter [31:0]

RDTIMEH.W

Counter [63:32]

RDTIME.D

64 Counter 64

RDTIME{L/H}.W

32

rd RDTIME{L/H}.W

32

64 Counter

2.2.10.5 CPUCFG

cpucfg rd, rj

CPUCFG

CPUCFG

CPUCFG

rj

rd

32

LA64





\$?5GR4E@	\$	4E@
%#	?5GR@<CF	\$	@<CF
%\$?FCJ	\$	
%%	?4@	\$	4@Ł
%	; CGJ	\$	CTZX GTUX J T_^Xe
		\$	9E86-C8!rF"7p 9EFDEG8!rF"7p '
%{	9E86-C8	\$/+	I 9E86-C8!rF"7p I 9EFDEG8!rF"7p '
			%(KI 9E86-C8!rF"7p KI 9EFDEG8!rF"7p
		,	
%}	74 8%	\$)'	74 !J NHP @B7!J NHP 8%
%*	?4@R5;	\$	4@rFJ 4C"477pNR75Pr5"; p +
%+	?4@64F	\$	4@64FNR75Pr5"; "J "7p +
%	??46DRF6E8?	\$??46D!nJ "7p F6E8?!nJ "7p '
&#	F6D	\$	F6!D
#	667@4	\$	6TV[X 6b[XeXag 7@4
\$	F95	\$	F9eX 9_5hYXe F95
%	H6466	\$	hVTW j \a
&	??8K6	%	

#k&



	\$?\$ H HaM	\$?\$ HRCeFXag	6TM X	6TM X
	%	?\$ 7 CeFXag	\$	6TM X		
	&	?% H CeFXag	\$	6TM X	6TM X	
	'	?% H HaM	\$?\$ HRCeFXag	6TM X	6TM X
	(?% H Ceì TgK	\$?\$ HRCeFXag	6TM X	
)	?% H aVhfì X	\$?\$ HRCeFXag	6TM X	?\$
	*	?% 7 CeFXag	\$	6TM X		
	+	?% 7 Ceì TgK	\$	6TM X		
	,	?% 7 aVhfì X	\$	6TM X		?\$
	\$?& H CeFXag	\$	6TM X	6TM X	
	\$?& H HaM	\$?& HRCeFXag	6TM X	6TM X
	\$%	?& H Ceì TgK	\$?& HRCeFXag	6TM X	
	\$&	?& H aVhfì X	\$?& HRCeFXag	6TM X	?\$?%
	\$?& 7 CeFXag	\$	6TM X		
	\$?& 7 Ceì TgK	\$	6TM X		
	\$?& 7 aVhfì X	\$	6TM X		?\$?%
#k\$	\$ #	J Tì z \$	z \$			\$?\$ HRCeFXag 6TM X
	%&\$	aVWkz_bZ%	bZ_fi 6TM X	fi		\$?\$ HRCeFXag 6TM X
	&#-%	?\aXfñz_bZ%	bZ_f6TM X	fi		\$?\$ HRCeFXag 6TM X
#k\$%	\$ #	J Tì z \$	z \$			\$?\$ 7 CeFXag 6TM X
	%&\$	aVWkz_bZ%	bZ_fi 6TM X	fi		\$?\$ 7 CeFXag 6TM X
	&#-%	?\aXfñz_bZ%	bZ_f6TM X	fi		\$?\$ 7 CeFXag 6TM X
#k&	\$ #	J Tì z \$	z \$			\$?% H CeFXag 6TM X
	%&\$	aVWkz_bZ%	bZ_fi 6TM X	fi		\$?% H CeFXag 6TM X
	&#-%	?\aXfñz_bZ%	bZ_f6TM X	fi		\$?% H CeFXag 6TM X
#k\$	\$ #	J Tì z \$	z \$			\$?& H CeFXag 6TM X
	%&\$	aVWkz_bZ%	bZ_fi 6TM X	fi		\$?& H CeFXag 6TM X
	&#-%	?\aXfñz_bZ%	bZ_f6TM X	fi		\$?& H CeFXag 6TM X




LA32 LA64


MOVGR2FR.D MOVFR2GR.D FSCALEB.S/D FLOGB.S/D FRINT.S/D FRECIPE.S/D FRSQRTE.S/D
FLD{GT/LE} .{S/D} FST{GT/LE} .{S/D} 20 LA64

31

9477IFŽ 9FH5IFŽ 9@H?IFŽ 97ł IFŽ 9@477IFŽ 9@FH5IFŽ 9A@477IFŽ 9A@FH5IFŽ 9@4KIFŽ 9@AIFŽ
9@4K4IFŽ 9@A4IFŽ 945FIFŽ 9A8: IFŽ 9FDEGIFŽ 9E86CIFŽ 9EFDEGIFŽ 96BCLF< AIFŽ 96?4FFIF
96@CIVbaVF
99AGIFIJ Ž 9GAGIJ IFŽ 9GAGE@IJ IFŽ 9GAGECIJ IFŽ 9GAGEMIJ IFŽ 9GAGEA8IJ IFŽ
9@BI IFŽ 9F8?Ž @BI : E%ŒEIJ Ž @BI 9E% EIFŽ @BI : E%Œ6FEŽ @BI 96FE% EŽ @BI 9E%Œ9Ž
@BI 69%ŒEŽ @BI : E%Œ9Ž @BI 69% E

IFŽ





3-2

kcbaXag

9eTVgba

F

UgVWP

I

#

0#

#

#

! #

\$

#

ž #

#

0#

#

! %³⁹ x f#!9eTVgbafl

\$

ž %³⁹ x f#!9eTVgbafl

NZ #k9

#

! o/fkcbaxag %³⁹ fl x f\$9eTVgbafl

\$

ž o/fkcbaxag %³⁹ fl x f\$9eTVgbafl

#k9

0#

#

#

fl fl

\$

#

fž fl


#k99

#

fFZaT_aZ Abg T Ah' UXež FATAfl

\$

fDhYg Abg T Ah' UXež DATAfl



56

龙芯中科技术股份有限公司

Loongson Technology Corporation Limited



QNaN

QNaN

SNaN

NaN

fj fk fj fk

fa fj fk fa fj fj fk SNaN QNaN

SNaN 1

h



X
X#
X\$
X%
<i>ẏẏ</i>
X"
X/#







B EAB ĩ ž
EM
EC ĩ
E@ ž
M #
I





3.1.4.5 (l)
FPU



3.2

division (x,y)

FMADD.S:

FMADD.S

FR[fd] = FP32_fusedMul ti pl yAdd(FR[fj], FR[fk], FR[fa])

3

add.s fa a d d,

s u a

d.d fa

fmsub.d r, r, r,

FMADD.{S/D} fj F 8 @ 8 fk /

F fa f f

fd F

FMADD.S:

FR[fd][31:0] = FP32_fusedMul ti pl yAdd(FR[fj][31:0], FR[fk][31:0], FR[fa][31:

0])

FMADD.D:

FR[fd] = FP64_fusedMul ti pl yAdd(FR[fj], FR[fk], FR[fa]) 8

FMSUB.{S/D}





FR[f d] = FP64_maxNumMag(FR[f j], FR[f k])

FMINA.{S/D}

fj /
fd

fk /
IEEE 754-2008 minNumM



FSQRT. S:

$$\text{FR}[fd][31:0] = \text{FP32_squareRoot}(\text{FR}[fj][31:0])$$

FSQRT. D:

$$\text{FR}[fd] = \text{FP64_squareRoot}(\text{FR}[fj])$$

FRECIP.{S/D}	fj	/	1.0
/	fd	IEEE 754-2008	division(1.0,x)

FRECI P. S:

$$\text{FR}[fd][31:0] = \text{FP32_di vi si on}(1.0, \text{FR}[fj][31:0])$$

FRECI P. D:

$$\text{FR}[fd] = \text{FP64_di vi si on}(1.0, \text{FR}[fj])$$

FRSQRT.{S/D}	fj	/	/
1.0	/	fd	IEEE 754-2008
rSqrt(x)			

FRSQRT. S:

$$\text{FR}[fd][31:0] = \text{FP32_di vi si on}(1.0, \text{FP_squareRoot}(\text{FR}[fj][31:0]))$$

FRSQRT. D:

$$\text{FR}[fd] = \text{FP64_di vi si on}(1.0, \text{FP_squareRoot}(\text{FR}[fj]))$$

3.2.1.7 F{SCALEB/LOGB/COPYSIGN}.{S/D}

fscaleb.s	fd, fj, fk	fscaleb.d	fd, fj, fk
flogb.s	fd, fj	flogb.d	fd, fj
fcopysign.s	fd, fj, fk	fcopysign.d	fd, fj, fk

FSCALEB.{S/D}	fj	/	a	fk	/
N	$a \cdot 2^N$	/	fd		IEEE 754-2008
scaleB(x, N)					

FSCALEB. S:

$$\text{FR}[fd][31:0] = \text{FP32_scal eB}(\text{FR}[fj][31:0], \text{FR}[fk][31:0])$$

FSCALEB. D:

$$\text{FR}[fd] = \text{FP64_scal eB}(\text{FR}[fj], \text{FR}[fk])$$

FLOGB.{S/D}	fj	/	2	/
	fd		IEEE 754-2008	logB(x)

FLOGB. S:

$$\text{FR}[fd][31:0] = \text{FP32_l ogB}(\text{FR}[fj][31:0])$$

FLOGB. D:

$$\text{FR}[fd] = \text{FP64_l ogB}(\text{FR}[fj])$$

FCOPYSIGN.{S/D} fj / fk
/ / fd

IEEE 754-2008 copySign(x, y)

FCOPYSIGN S:

FR[fd][31:0] = FP32_copySign(FR[fj][31:0], FR[fk][31:0])

FCOPYSIGN D:

FR[fd] = FP64_copySign(FR[fj], FR[fk])

3.2.1.8 FCLASS.{S/D}

fclass.s fd, fj fclass.d fd, fj

fj 10

5g#	5g\$	5g%	5g&	5g	5g	5g	5g*	5g+	5g
FATA	DATA	aXZTgi X i T_hX				cbfngi X i T_hX			
		abè T_	fhUabè T_	#			abè T_	fhUabè T_	#

1

IEEE-754-2008 class(x)

FCLASS. S:

FR[fd][31:0] = FP32_class(FR[fj][31:0])

FCLASS. D:

FR[fd] = FP64_class(FR[fj])

3.2.1.9 F{RECIPE/RSQRTE}.{S/D}

frecipe.s fd, fj frecipe.d fd, fj

frsqrte.s fd, fj frsqrte.d fd, fj

FRECIPE.{S/D} fj / 1.0
/ fd 2¹⁴
2^N 2^N QNaN SNaN ± v 0
FRECIPE.{S/D}

FRECIPE. S:

FR[fd][31:0] = FP32_reciprocal_estimate(FR[fj][31:0])

FRECIPE. D:

FR[fd] = FP64_reciprocal_estimate(FR[fj])

FRSQRTE.{S/D} fj / /
1.0 / f

2^{-14}

2^{2N}

2^N

QNaN SNaN \pm v 0

FRSQRT.{S/D}

FRSQRT.E. S:

FR[f d] [31:0] = FP32_reciprocal_square_root_estimate(FR[fj] [31:0])

FRSQRT.E. D:

FR[f d] = FP64_reciprocal_square_root_estimate(FR[fj])



3.2.2

3.2.2.1 FCMP.cond.{S/D}

fcmp.cond.s cc, fj, fk

fcmp.cond.d cc, fj, fk



3.2.3.1 FCVT.S.D

FCVT.S.D fj

fd

FCVT. S. D:

FR[fd] [31:0] = 32-bit convertFormat(f, FR[31:0], FP64)

FCVT.D.S fj

fd

FCVT. D. S:

FR[fd] y64-bit convertFormat(f, FR[31:0] [31:0], FP32)

IEEE 754-2008

convertFormat(x)

3.2.3.2 FFINT.{S/D}.{W/L}, FTINT.{W/L}.{S/D}

ffints.w fd, fj

ftintv fj

ffints.l fd, fj

ftintl fj

ffintd.w fd, fj


ftintv fj

ffintd.l fd, fj

ftintl fj

FFINT.{S/D}.{W/L}

fj. ,



"VK_i
K_i

IEEE 754-2008

<888 *('ž%#+

Vbai XegGb-ag

Vbai XegGb-agZ

Gbj Te

Gbj Te

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FTI NT. WD:

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FTI NT. L. S:

FR[f d] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FTI NT. L. D:

FR[f d] = FP64convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

3.2.3.3 FTINT{RMRP/RZ/RNE}.{W/L}.{S/D}

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

FR[f d] [31: 0] = FP32convert ToSi nt 64(FR[f j] [31: 0] , FCSR. RM)

科技版

on n

computatio

FTI NTRP. WS:

$$FR[f d][31:0] = FP32convert ToSint 32(FR[fj][31:0], 2)$$

FTI NTRP. WD:

$$FR[f d][31:0] = FP64convert ToSint 32(FR[fj], 2)$$

FTI NTRP. L. S:

$$FR[f d] = FP32convert ToSint 64(FR[fj][31:0], 2)$$

FTI NTRP. L. D:

$$FR[f d] = FP64convert ToSint 64(FR[fj], 2)$$

FTINTRZ.{WL}.{S/D}	fj	/	/	
/	fd			

FTI NTRZ. WS:

$$FR[f d][31:0] = FP32convert ToSint 32(FR[fj][31:0], 1)$$

FTI NTRZ. WD:

$$FR[f d] = FP64convert ToSint 32(FR[fj], 1)$$

FTI NTRZ. L. S:

$$FR[f d][31:0] = FP32convert ToSint 64(FR[fj][31:0], 1)$$

FTI NTRZ. L. D:

$$FR[f d] = FP64convert ToSint 64(FR[fj], 1)$$

FTINTRNE.{WL}.{S/D}	fj	/	/	
/	fd			

FTI NTRNE. WS:

$$FR[f d][31:0] = FP32convert ToSint 32(FR[fj][31:0], 0)$$

FTI NTRNE. WD:

$$FR[f d][31:0] = FP64convert ToSint 32(FR[fj], 0)$$

FTI NTRNE. L. S:

$$FR[f d] = FP32convert ToSint 64(FR[fj][31:0], 0)$$

FTI NTRNE. L. D:

$$FR[f d] = FP64convert ToSint 64(FR[fj], 0)$$

IEEE 754-2008

	; 777) ' &ZS" " *
8F;@FD@7zh !>zh!6o	Ua`hWfFa;`fWVd7j SUFF[VeFa7hW/j fi
8F;@FDLzh !>zh!6o	Ua`hWfFa;`fWVd7j SUFFai SdMLWa/j fi
8F;@FDBzh !>zh!6o	Ua`hWfFa;`fWVd7j SUFFai SdVBae[f[hWj fi
8F;@FD? zh !>zh!6o	Ua`hWfFa;`fWVd7j SUFFai SdV@Wsf[hWj fi



3. 2. 3. 4. INT.{S/D}

fr

fd,

frint d

fj


FRINT.{S/D}

/

fd

/

/



3. 2. 3 MOVGR2FR.F{D}. MOVGR2FRH.W

fd, movgr2frw, rfc, rj, movg2

K

K



	MOVGR2FCSR	FCSR0	Cause	Enables	1		
FCSR1	Enables	FCSR2	Cause	Cause	Enables	1	MOVGR2FCSR

MOVGR2FCSR

$$FCSR[fcsr] = GR[rj][31:0]$$

MOVFCSR2GR fcsr

32

rd

MOVFCSR2GR

$$GR[rd] = SignExtend(FCSR[fcsr], GRLEN)$$

fcsr

3.2.4.6 MOVFR2CF, MOVCF2FR

movfr2cf cd, fj

movcf2fr fd, cj

MOVFR2CF

fj

cd

MOVFR2CF

$$CFR[cd] = FR[fj][0]$$

MOVCF2FR

cj

fd

fd

0

MOVCF2FR

$$FR[fd] = ZeroExtend(CFR[cj], 64)$$

3.2.4.7 MOVGR2CF, MOVCF2GR

movgr2cf cd, rj

movcf2gr rd, cj

MOVGR2CF

rj

cd

MOVGR2CF

$$CFR[cd] = GR[rj][0]$$

MOVCF2GR

cj

rd rd

0

MOVCF2GR

$$GR[rd] = ZeroExtend(CFR[cj], GRLEN)$$

3.2.5

3.2.5.1 BCEQZ, BCNEZ

bceqz cj, ofs21

bcnez cj, ofs21

BCEQZ cj 0

BCNEZ cj 0

BCEQZ:

if CFR[cj] == 0 :

PC = PC + SignExtend({ofs21, 2'b0}, GRLEN)

BCNEZ:

if CFR[cj] != 0 :

PC = PC + SignExtend({ofs21, 2'b0}, GRLEN)

21 ofs21 2

PC

ofs21<<2

3.2.6

3.2.6.1 FLD.{S/D}, FST.{S/D}

fld.s fd, rj, si12

fld.d fd, rj, si12

fsu



FSTX S:

```

vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
MemoryStore(FR[f d][31:0], paddr, WORD)

```

FSTX D:

```

vaddr = GR[rj] + GR[rk]
AddressComplianceCheck(vaddr)
paddr = AddressTranslation(vaddr)
MemoryStore(FR[f d][63:0], paddr, DOUBLEWORD)

```

e e

BD

AddressComplianceCheck(vaddr)

LE B

AddressComplianceCheck(vaddr)

AddressComplianceCheck(vaddr)

```

else :
    RaiseException(BC
FLDGT. D:
    vaddr = GR[rj]
    AddressComplianceCheck(v
    paddr = AddressTranslati
    if GR[rj] > GR[rk] :
        FR[fd] = MemoryLo
    Check

```


```

FLDLE. D:
    vaddr = GR[rj]
    AddressComplianceCheck(vaddr)
    paddr = AddressTranslati on(vaddr)
    if GR[rj] <= GR[rk] :
        FR[fd] = MemoryLoad(paddr, DOUBLEWORD)
    else :
        RaiseException(BCE) #Bound Check Error Excepti on(BC

```

FST{GT/LE}.{S/D}





4

4.1

4

Privilege LeVel

PLV

PLV0-PLV3

CSR.CRMD

PLV

PLV0

PLV1~PLV3

MMU

Linux

PLV0

PLV3

4.2

PLV0

CSR.MISC

RPCNTL1/RPCNTL2/RPCNTL3

1

PLV1/PLV2/PLV3

CSRRD

4.2





CSR

CSR

0

CSRWR CSRXCHG

CSR

CSR

4.2.2 IOCSR

4.2.2.1 IOCSR{RD/WR}.{B/H/W/D}

iocsrrd.b	rd, rj
iocsrrd.h	rd, rj
iocsrrd.w	rd, rj
iocsrrd.d	rd, rj
iocsrwr.b	rd, rj
iocsrwr.h	rd, rj
iocsrwr.w	rd, rj
iocsrwr.d	rd, rj

IOCSR{RD/WR}.{B/H/W/D}

IOCSR

IOCSR

IOCSR

IOCSR

IOCSR{RD/WR}.{B/H/W/D}

IOCSR rj

IOCSR{RD/WR}.{B/H/W/D} IOCSR / /

rd IOCSR{RD/WR}.D IOCSR

rd

IOCSR{RD/WR}.{B/H/W/D} rd [7:0]/[15:0]/[31:0]/[63:0] IOCSR

IOCSR{RD/WR}.D IOCSR{RD/WR}.D LA64

IOCSR IOCSR

4.2.3 Cache

4.2.3.1 CACOP


cacop code, rj, si12

CACOP

Cache

Cache

BOB C



4.2.4 TLB

4.2.4.1 TLBSRCH

6 C
I



4.2.4.2 TLBRD

tbrd

	LVZ	TLBRD		
CSR.TLBIDX	Index		TLB	TLB
	TLB	CSR.TLBEHI	CSR.TLBELOO	CSR.TLBELO1
CSR.TLBIDX	NE	0		CSR.TLBIDX.PS



STLB

MTLB

4.2.4.5 TLBCLR

tlbclr

	TLB	CSR	TLB		TLB	
	LVZ		TLBCLR			
	CSR.TLBIDX.Index		MTLB	(STLB)
G=0	ASID	CSR.ASID.ASID			TLBCLR	MTLB
	CSR.TLBIDX.Index		STLB	(STLB)
	CSR.TLBIDX.Index			G=0	ASID	CSR.ASID.ASID

4.2.4.6 TLBFLUSH

tlbflush

	TLB	CSR	TLB		TLB
	LVZ		TLBFLUSH		
	CSR.TLBIDX.Index		"		

TLB

TLB

TLB

TLB

TLB

TLB





op		op			
bc					
#k#					
#k\$	bc0#				
#k%	: O\$				
#k&	: O#				
#k'	: O# 4F-7		4F-7		
#k(: O#	4F-7	4F-7	4	4
#k)	: O\$	4F-7	4F-7	4	4

4.2.5



	LDPTE			TLB	PTE
CSR	rj	[6]	1	rj	HugePage





5

5.1

0-2^{PALEN-1}

LA32	PALEN		36		32
LA64	PALEN		60		
	CPUCFG	0x1	PALEN	PALEN	

5.2

		PLVO	LA32	2 ³²
LA64	2 ⁶⁴	LA64	2 ⁶⁴	

MMU

CSR.CRMD	DA=1	PG=0	MMU
		[PALEN-1:0]	0

CSR.CRMD	DA=0	PG=1	MMU
----------	------	------	-----

	5.2.1	5.4	LA64
[VALEN-1]	[VALEN-1]	[63:VALEN]	ADE

5.2.1

MMU

load/store

load/store

[CSR.DMWO-CSR.DMW3](#)

LA

[P...N]

LEN 48

DMV

0x90000000 ~ 0000011

PLVO

0x00000000 ~ 0x9000FFFF

0x00000000 ~ 0xFFFFFFFF

32

29

[28:0]

3 [31:29]

[31:29]

DMWO

0x80000011

PLVO

0x80000000 ~ 0x9FFFFFFF

0x0 ~ 0x1FFFFFFF

5.2.2 LA 64

32

LA32

LA64

LA64

32

CSR.MISC

VA32L1/VA32L2/VA32L3

1

PLV1/PLV2/PLV3

32

32

64

BL JIRL

PCADD

32

64

5.2.3 LA 64

LA64

CSR.RVACFG

RDVA

1~8

(VALEN-RDVA)

VALEN=48

RDVA

8

[63:40]

[39]

5.3



load/store

C





HBB@	BE	9	3E:6	7
BB@"	DB>H"	B>H"	? 3F"	@J" @D" 6" H"
BB@#	DB>H#	B>H#	? 3F #	@J# @D# 6# H#

5-1 TLB

TLB

(E) 1 1 TLB
 (ASID) 10
 TLB ASID TLB
 ASID
 (G) 1 1 ASID
 TLB G 1
 (PS) 6 MTLB 2
 16KB PS=14
 (VPPN) (VALEN-13)
 TLB /2
 TLB TLB
 (V) 1 1
 (D) 1 1
 (NR) 1 1 load
 LA64
 (NX) 1 1
 LA64
 (MAT) 2
 ' 2%
 PLV 2 RPLV=0
 PLV RPLV=1 PLV
 RPLV 1
 PLV LA64
 (PPN) (PALEN-12) 4KB TLB PPN [PS-1:12]



5.4.3 TLB

TLB 1.0x TLB TLB

5.4.3.1 TLB

TLB TLB TLB

TLB TLB TLB

TLB TLB CSR

TLB CSR TLB

CSR.CRMD DA 1 PG 0

TLB TLB

TLB CSR CSR TLB

CSR.TLBRERA.ISTLBR 1

load load TLB V=0

store store TLB V=0

TLB V=0

TLB V=1

RPLV=0 CSR.CRMD.PLV

PLV RPLV=1 CSR.CRMD.PLV PLV

store TLB V=1

D 0

load TLB V=1

NR 1

TLB V=1

NX 1

5.4.3.2 TLB

TLB TLB TLB

4.2.4



5.4.3.3 TLB CSR

TLB CSR

TLB

TLB

TLB

BADV

TLBEHI

TLBELOO

TLBELO1

TLBIDX

ASID

STLBPS

PGDL

PGDH

PGD

PWCL

PWCH

TLBREENTRY

TLBRERA

TLBRBADV

TLBREHI

TLBRELOO

TLBRELO1

TLBRPRMD

TLBRSAVE

CSR

TLB

) &

CSR

5.4.3.4 TLB

TLB

INVTLB Q, r0, r0'

5.4.4 TLB

TLB

STLB

MTLB

STLB

MTLB

va:




```

elif (ntlb_found==1) :
    found_v = mfound_v
    found_d = mfound_d
    found_nr = mfound_nr
    found_nx = mfound_nx
    found_nat = mfound_nat
    found_plv = mfound_plv
    found_rplv = mfound_rplv
    found_ppn = mfound_ppn
    found_ps = mfound_ps
else :
    Signal Exception(TLBR)          # TLB

if (found_v==0) :
    case mem_type :
        FETCH : Signal Exception(PI F)      #
        LOAD  : Signal Exception(PI L)      # load
        STORE : Signal Exception(PI S)      # store
elif (mem_type==FETCH) and (found_nx==1) :
    Signal Exception(PNX)                #
elif ((found_rplv==0) and (plv > found_plv)) or
     ((found_rplv==1) and (plv!= found_plv)) :
    Signal Exception(PPI)                #
elif (mem_type==LOAD) and (found_nr==1) :
    Signal Exception(PNR)                #
elif (mem_type==STORE) and (found_d==0)
     and ((plv==3) or (CSR.MSC[16+plv]==0)) : #
    Signal Exception(PME)                #
else :
    pa = {found_ppn[PALEN-13:found_ps-12], va[found_ps-1:0]}
    nat = found_nat

```

5.4.5

LDDIR LDPTE

52



P W

TLB

TLB

LDPTE

16KB 32MB

TLB

16MB

TLB TLBR

PGD

TLB

LDPTE rj, 0 LDPTE

rj, 1





6

6.1

6.1.1

			13		1	IPI	1	TI
1		PMI	8	HWIO-HWI7	2		SWIO-SWI1	
							CSR.ESTAT.IS[12]	
							0	
				CSR.ESTAT.IS[11]				
CSR.TICLR		TI	1					
	[63]		1					
CSR.ESTAT.IS[10]							[63]	0
							8	HWI[7:0]
			CSR.ESTAT.IS[9:2]					
				CSR		CSR.ESTAT.IS[1:0]	1	
0								
	CSR.ESTAT.IS					Int Number	SWIO	0
SWI1	1	IPI		12				

6.1.2

							IPI	
TI		SWIO						

6.1.3



(注#)

64 0 SWIO 64 1 SWI1

65

6.1.4

	CSR.ESTAT.IS		CSR.ECFG.LIE
13	int_vec	CSR.CRMD.IE=1	int_vec 0

(注%)

6.2

6.2.1

256			
CSR.MSGISO-CSR.MSGIS3	64	CSR	0 255
256			

6.2.2

	256		255
254		0	

CSR.MSGIE.PT

6.2.3

CSR.EENTRY

$2^{(CSR.ECFG.VS+2)} \times 78 \text{ O}x4E$



Watch

TLB

(ADE) >

O IE O DA 1 PG O
 Watch CSR.CRMD WE CSR.TLBRPRMD PWE
 CSR.CRMD WE O
 PC [GRLEN-1:2] CSR.TLBRERA ERA CSR.TLBRERA
 IsTLBR 1
 PC CSR.TLBRBADV
 [VALEN-1:13] CSR.TLBREHI VPPN
 CSR.TLBRENTTRY
 ERTN TLB
 CSR.TLBRPRMD PPLV PIE CSR.CRMD PLV IE
 Watch CSR.TLBRPRMD PWE CSR.CRMD WE
 CSR.CRMD DA O PG 1
 CSR.TLBRERA IsTLBR O
 CSR.TLBRERA

6.3.5

CSR.CRMD PLV IE DA PG DATF DATM CSR.MERRCTL PPLV PIE PDA
 PPG PDATF PDATM CSR.CRMD PLV O IE O DA 1 PG O
 DATF O DATM O
 Watch CSR.CRMD WE CSR.MERRCTL PWE
 CSR.CRMD WE O
 PC CSR.MERRERA
 CSR.MERRCTL IsMERR 1
 CSR.MERRINFO1 CSR.MERRINFO2
 CSR.MERRENTTRY
 ERTN
 CSR.MERRCTL PPLV PIE PDA PPG PDATF PDATM CSR.CRMD PLV
 IE DA PG DATF DATM
 Watch CSR.MERRCTL PWE CSR.CRMD WE
 CSR.MERRCTL IsMERR O
 CSR.MERRERA



6.4

PC 0x1C000000 MMU
0x1C000000

CSR.CRMD PLV=0 IE=0 DA=1 PG=0 DATF=0 DATM=0 WE=0
 CSR.EUEN FPUen VPUen XVPUen BTUen 0
 CSR.MISC 0
 CSR.ECFG VS LIE 0
 CSR.ESAT IS[1:0] 0
 CSR.RVACFG RDVA=0
 CSR.TCFG En=0
 CSR.LLBCTL KLO=0
 CSR.TLBRERA IsTLBR=0
 CSR.ERRCTL IsMERR=0
 CSR.DMW PLV0-PLV3 0
 CSR.PMCFG EvCode 0
 CSR 0
 CSR 0
 CSR.DBG DS=0

TLB Cache





#k&# a f# a \$fl			F4l 8a
#k' #			G<7
#k' \$			G69:
#k' %			Gl 4?
#k' &			6AG6
#k' '			G<6?E
#k) #	??5\g		??56G?
#k+#		\$	<@C6G?\$
#k+\$		%	<@C6G?%
#k++	G?5		G?5E 8AGE L
#k+,	G?5		G?5E 547l
#k+4	G?5		G?5E 8E 4
#k+5	G?5		G?5EF4l 8
#k+6	G?5	#	G?5E 8?B#
#k+7	G?5	\$	G?5E 8?B\$
#k+8	G?5		G?5E 8; <
#k+9	G?5		G?5E CE @7
#k, #			@8E E 6G?
#k, \$		\$	@8E E -A9B\$
#k, %		%	@8E E -A9B%
#k, &			@8E E 8AGE L
#k, '			@8E E 8E 4
#k, (@8E EF4l 8
#k, +			6G4:
#kT#		#	@F: 4#
#kT\$		\$	@F: 4\$
#kT%		%	@F: 4%
#kT&		&	@F: 4&
#kT'			@F: 4'
#kT(@F: 4(
#k\$#l a f# a &fl		a	7@J a
#k%##l %a f# a &\$fl		a	C@69: a
#k%#\$ %a f# a &\$fl		a	C@6AGa



#k&## bT eX
 #k&#\$ bT eX
 #k&\$# +a f# a \$f1 bT eX a
 #k&\$ \$ +a f# a \$f1 bT eX a
 #k&\$% +a f# a \$f1 bT eX a
 #k&\$& +a f# a \$f1 bT eX a
 #k&+
 #k&+\$
 #k& # +a f# a \$f1 a
 #k& \$ +a f# a \$f1 a
 #k& % +a f# a \$f1 a

@J C6
 @J CF
 @J Ca69: \$
 @J Ca69: %
 @J Ca69: &
 @J Ca69: '
 9J C6
 9J CF
 9J Ca69: \$
 9J Ca69: %
 9J Ca69: &

9 g.





7.2.2 LA 32 LA 64

32 LA32 LA64
 LA64 CSR 64
 32 LA32 LA64

7.2.3

CSR CSR
 CSRWR CSRXCHG rd

7.3

7.4

7.4.1 CRMD

7-2

\$#	C?I	EJ	#q& # & # 8EGA 6FE!8EE 6G?!f@8EE O\$ 6FE!8EE 6G? CC?I 6FE!G?5E 8E 4!fG?5E O\$ 6FE!G?5E CE @7 CC?I 6FE!CE @7 CC?I



#

\$

8E GA
 % -8 EJ 6FE!8EE 6G?!f@8EE O\$ 6FE!8EE 6G? C-8
 6FE!G?5E 8E 4!fG?5E O\$ 6FE!G?5E CE@7 C-8
 6FE!CE@7 C-8

G?5

\$

8E GA
 & 74 EJ 6FE!8EE 6G?!f@8EE O\$ 6FE!8EE 6G? C74
 6FE!G?5E 8E 4!fG?5E O\$ #
 74 C: # \$ \$ #

C: EJ



	J 8	EJ	# 8EGA 6FE!8EE6G?!f@8EE0\$ 6FE!8EE6G? CJ 8 6FE!G?5E8E4!fG?5E0\$ 6FE!G?5ECE@7 CJ 8 6FE!CE@7 CJ 8
&\$	#	E#	#

7.4.2

PRMD

TLB



7-4


#

9C8

EJ

#

&%



			C?I \$		\$	C?I \$
,	EC6AG?\$	EJ	6FEE7			C6AG
			∠8			
			C?I %		\$	C?I %
\$	EC6AG?%	EJ	6FEE7			C6AG
			∠8			
			C?I &		\$	C?I &
\$	EC6AG?&	EJ	6FEE7			C6AG
			∠8			
			C?I #			_bTWfgeX \$
						\$
\$	4?6?#	EJ				_bTWfgeX
					\$	
			C?I \$			_bTWfgeX \$
						\$
\$	4?6?\$	EJ				_bTWfgeX
					\$	
			C?I %			
\$	4?6?%	EJ				



7.4.5 ECFG

7-6

\$/ #	?-8	EJ	6FEI8FG4G F \$
\$- \$	#	E#	#
\$- \$	I F	EJ	I F O# %F I F O# G?5 I F
&\$	#	E#	#

7.4.6 ESTAT

7-7

\$/ #	FN\$#P	EJ	# \$ FJ # FJ \$ \$ #
\$/%	FN\$%P	E	\$ C@< + \$ << \$ G< ; J <q; J <*
\$	#	E#	#
\$	#	E#	# 6CH69. !\$@F: RAGNUg) FO#
\$	@fZ-ag	E	\$ 6CH69. !\$@F: RAGNUg) FO#
\$	#	E#	#
\$\$	8vbWX	E	G?5 *→ 8vbWX
&#-%	8fhU6bWX	E	G?5 *→ 8fhU6bWX



&\$	#	E#	#

7-8

8VbVX	8fhU6bVX		
#k#		AG	6FE1869: !! FO#
#k\$		C?	_bTW
#k%		Cf	fgeX
#k&		C9	
#k'		C@8	
#k(CAE	
#k)		CAK	
#k*		CC<	
#k+	#	4789	
	\$	478@	
#k,		4?8	
#k4		568	
#k5		FLF	
#k6		5E >	
#k7		A8	
#k8		C8	
#k9		9C7	
#k\$#		FK7	\$%+
#k\$\$		4FK7	%()
#k\$%	#	9C8	
	\$	1 9C8	
#k\$&	#	J C89	
	\$	J C8@	_bTWfgeX
#k\$		5G7	
#k\$		5G8	
#k\$: FCE	
#k\$: 6	
#k\$+	#	: 6F6	6FE
	\$: 6: 6	6FE





7.4.9

BADI

INT

CSR

GCHC

MERR

7-1

&\$#	<afg	E	

7.4.10

EENTRY

7-2

\$# # E #



7-13

&#	E5yf	EJ	# #q+
			+
&\$	#	E#	#

7.4.12 CPUID

7-14

+#	6beX-7	E	#
&\$	#	E#	#

7.4.13 1 PRCFG1

7-15 1

&#	F4I 8Ah'	E	F4I 8
\$'	G\ X65yf	E	G\ Xe \$
\$-%	I F@Tk	E	6FE!869: !! F
&\$	#	E#	#

7.4.14 2 PRCFG2

7-16 2

: E?8Az\$#	CF4I ?	E	G?5 CTZXFrX \ \$ %

7.4.15 3 PRCFG3



7-17

3


&#	G?5Gl cX	E	G?5 # G?5 \$ %	G?5 @G?5 G?5 @G?5 †	G?5 FG?5
\$	@G?58agXF	E	G?5Gl cXO# G?5Gl cXO\$ %	# G?5	\$
\$ %	FG?5J Tl f	E	G?5Gl cXO# \$ G?5Gl cXO%	# G?5	\$
% /%#	FG?5FXg	E	G?5Gl cXO# \$ G?5Gl cXO% %FG?5FXg	# G?5	
&\$%)	#	E#		#	


7.4.16

SAVE

1

€ € p c






8&&	#	

7.4.10

1 IM

Z&SY%Q/A, J x T*YB±÷ MÔ.Az(Eùt E.2"!7 â/p >




12

Lôngs... 份有限...
Lôngs... 份有限...



\$ G?5 G?5 # G?5
G?5
G?5FE6; # \$
&\$ A8 EJ G?5E7 G?5 8
G?5J E G?59?? 6FE!G?5E8E4!fG?5EO#





&%	C?I	EJ	C?I
(-:	@4G	EJ	



% -#	7eRUTfX	EJ	%
% -%	7eRj Wj	EJ	% #
&#	CG8J Wj	EJ	#)' \$ \$% % %() & (\$

7.5.9

PWCH

CSR.PWCL

5.45

LA64

7-30

(-#	7eRUTfX	EJ	&
\$\$)	7eRj Wj	EJ	& #
\$-\$%	7e RUTfX	EJ	'
%&\$+	7e Rj Wj	EJ	' #
%	#	#	6CH69: !% CGJ NU% PO# #
%	; CGJ R8a	EJ	6CH69: !% CGJ NU% PO\$ \$ #
&\$(#	E#	#

7.5.10

STLB

STLBPS

STLB

7-31 STLB

(-#	CF	EJ	FG?5 % \$ >5 CFO#k8
&\$(#	E#	#

7.5.11

TLB

TLBRENTY

TLB

TLB







\$	#	E	#
: E?8Až\$%	C6	EJ	G?5 C6 N E?8Až\$%P 8EGA G?5 fG?5E O\$ 6FE!8EE 6G?!f@8EE O# #

7.5.14 TLB TLBRSAVE

TLB TLB SAVE TLB

7-36 TLB

: E?8Až\$#	7Tg	EJ	6FE

7.5.15 TLB TLBRELOO, TLBRELO1

TLBRELOO/1 TLB CSR.TLBRERA.IsTLBR=1 TLB
 TLB TLBRELOO/1
 TLBRELOO/1 CSR.TLBRERA.IsTLBR=1 TLBRELOO/1
 CSR.TLBRERA.IsTLBR TLBRD TLBRELOO/1
 CSR.TLBRERA.IsTLBR LDPTE TLBRELOO/1

7-37 TLB

LA 64

#	I	EJ	I
\$	7	EJ	7
&%	C?I	EJ	C?I
(-)	@4G	EJ	@4G
)	:	EJ	G?59?? G?5J E G?58?B# G?58?B\$: \$ G?5 :
\$*	#	E	#
C4?8Až\$%	CCA	EJ	CCA



)#C4?8A	#	E	#
)\$	AE	EJ	AE
)%	AK	EJ	AK
)&	EC?I	EJ	C?I EC?I EC?I O# EC?I O\$ C?I

7-38 TLB

LA 32

#	I	EJ	I
\$	7	EJ	7 2
&%	C?I	EJ	C?I
(:'	@4G	EJ	@4G
)	:	EJ	: G?59?? G?5J E G?58?B# G?58?B\$: \$
*	#	E	# \$
C4?8Až(+	CCA	EJ	CCA
&\$C4?8Až'	#	E	# C4?8A0&)

7.5.16 TLB

TLBREHI

TLBREHI

TLB

CSR.TLBRERA.IsTLBR=1

TLB


TLB

TLBREHI

TLBEHI

TLBREHI

CSR.TLBRERA.IsTLBR=1







7.6.2

TCFG

TimeVal

7-45



7.6.5

TICLR

0 1

7-48

#	6?E	J \$	Ug \$ #
&\$	#	E#	#

7.7

7.7.1

MERRCTL

CSR

CSR

MERRERA ERRSAVE

MERRCTL

7-49

#	f@8EE	E	\$ \$ 8EGA \$ # 6FE \$ 8EGA 6FE!6E@7 CC?I C-8 8EGA 6FE!8E E 8E 4
\$	EXcT@TUx	E	\$
&%	CC?I	EJ	6FE!6E@7 C?I f@8EE \$ 8EGA 6FE!6E@7 C?I
'	C-8	EJ	6FE!6E@7 -8 f@8EE \$ 8EGA 6FE!6E@7 -8
(#	E	#



) CJ 8 EJ 6FE!6E@7 J 8
4@8EE \$ 8EGA
6FE!6E@7 J 8

* C74

7-51

\$#	#	E		P	#
&\$%	CCA	EJ		N&\$P	

7.7.4

MERRERA

7-52

: E?8Az\$#	C6	EJ		C6	8EGA
				6FE!8EE 6G?!f@8EE0\$	

7.7.5

MERRSAVE

SAVE

7-53

: E?8Az\$#	7Tg	EJ		6FE	

7.8

1

32

CPUCFG.6.PMNUM[bit7:4]

~~WORLDVIEW~~
S



maddr

mbyten

1
CSR.CRMD.WE=0

1

2/1 #%@E@conC'#!Nm
R

]

%m•tž° óR ð Q&'€P



bytemask

8

MWPCFG1

VAddr

MWPCFG3

Size

7-59 load/store

bytemask

@J C69: &Frx	@J C69: \$! 4W%#P							
	#	\$	%	&	'	()	*
#U##	#k##							
#U#\$	#k9#				#k#9			
#U\$#	#k96		#k9&		#k69		#k&9	
#U\$\$	#k98	#k97	#k95	#k9*	#k89	#k79	#k59	#k*9

7-60 load/store

1

!

: E?8AZ\$#	I 4W	EJ	_bTWfgeX

7-61 load/store

2

: E?8AZ\$#	@Tf^	EJ	_bTWfgeX \ # V: E?8A \$

7-62 load/store

3

\$ _bTWfgeX

7FBa_l EJ

6FE!75: !7F0\$

\$ C?I # EJ C?I # \$ #

% C?I \$ EJ C?I \$ \$ #

& C?I % EJ C?I %

7-63 load/store 4

, #	4F↵	EJ	4F↵
\$ \$	#	E	#
%&\$	#	E	#
&\$%	#	E	#

7.9.4

7.9.Y





7-69

4

, #	4F7	EJ	4F7
\$ \$	#	E	#
% \$	#	E	#
& %	#	E	#

7.10

7.10.1

DBG

7-70

#	7F	E	\$ \$
* \$	7EX	E	\$ 8EGA #
+	78<	E	\$ 78<
,	76?	E	\$ 76?
\$	79J	E	\$ 79J
\$	7@J	E	\$ bTWfpeX 7@J
\$ \$	#	E#	#
% \$	8vWX	E	*+ G?5 #k* #k6 #k8
& %	#	E#	#

7.10.2

DERA



7-71

)&#	C6	EJ	6FE!75: !7FO\$ 8EGA C6

7.10.3 DSAVE

a" SAVE

7-72

7.11

7.11.1 0 3 MSGISO

7-73 0

)&#	⌘	E	#)& #)& \$

7-74 1

)&#	⌘	E	#)&)' \$% \$

7-75 2

)&#	⌘	E	#)& \$% \$\$ \$

7-76 3

)&#	⌘	E	#)& \$% %(\$

7.11.2

MSGIR

32

CSR

LA64

CSR

64

2011



8 A

8.1

'd “##d” “##d” ##

'b “~ d



Ubb_XTa	
Ug	
\agZXe	
Ugff_Afi	A
M\eb8kgYaWfi_Z4fi	A
FZa8kgYaWfi_Z4fi	A
VFATAfi__fi	fZaT_laZ ATA GEH8 94?F8
VDATAfi__fi	dhYg ATA GEH8 94?F8
FZaT_8kVcgbafi__fi	
"	
0	

8-2

N@_AP	A @
nAn@pp	@ A
nAž @ž _p	Až @ž

8-3

†	
ž	
ł	
"	
~	
łł	

8-4

00	
'0	
1	
/	
10	
/0	



8-5

I	
o	
Q	
q	
//	
11	
111	

8-6

TaW	
be	
abg	

8-7

8-7

łł	
q	
łŻ "Ž "	
ł Ż ž	
//Ž 11Ž 111	
I	
Œ o	
1Ž /Ž 10Ž /0	
00Ž '0	
abg	
TaVŹ be	

8.2

8.2

bits(N) SLE() x, H() EA

8.2.5

1

```
{ bits(N) } CLO(bits(N) x):  
  cnt = 0  
  for i in range(N) :  
    if x[N-1-i]==1'b0 :  
      return cnt  
    else :  
      cnt = cnt + 1
```

8.2.6

0

```
{ bits(N) } CLZ(bits(N) x):  
  cnt = 0  
  for i in range(N) :  
    if x[N-1-i]==1'b1 :  
      return cnt  
    else :  
      cnt = cnt + 1
```

8.2.7

1

```
{ bits(N) } CTO(bits(N) x):  
  cnt = 0  
  for i in range(N) :  
    if x[i]==1'b0 :  
      return cnt  
    else :  
      cnt = cnt + 1
```

8.2.8

0

```
{ bits(N) } CTZ(bits(N) x):  
  cnt = 0  
  for i in range(N) :  
    if x[i]==1'b1 :  
      return cnt  
    else :  
      cnt = cnt + 1
```



8.2.13

```
{ bits(32) } FP64convertToSint32(bits(64) x, bits(2) rm):  
  case {rm} of:  
    {2'd0}: return Sint32_convertToIntegerExactTiesToEven(x)  
    {2'd1}: return Sint32_convertToIntegerExactTowardZero(x)  
    {2'd2}: return Sint32_convertToIntegerExactTowardPositive(x)  
    {2'd3}: return Sint32_convertToIntegerExactTowardNegative(x)
```

8.2.14

```
{ bits(64) } FP64convertToSint64(bits(64) x, bits(2) rm):  
  case {rm} of:  
    {2'd0}: return Sint64_convertToIntegerExactTiesToEven(x)  
    {2'd1}: return Sint64_convertToIntegerExactTowardZero(x)  
    {2'd2}: return Sint64_convertToIntegerExactTowardPositive(x)  
    {2'd3}: return Sint64_convertToIntegerExactTowardNegative(x)
```

8.2.15

```
{ bits(32) } FP32_roundToInteger(bits(N) x):  
  return FP32_roundToIntegerExact(x)
```

8.2.16

```
{ bits(64) } FP64_roundToInteger(bits(N) x):  
  return FP64_roundToIntegerExact(x)
```



